FPGA Development and Evaluation Board
Centre For Development Of Advanced Computing (c-dac)
BANGALORE, KARNATAKA
Bid Publish Date
28-Nov-2025, 5:26 pm
Bid End Date
08-Dec-2025, 6:00 pm
EMD
₹27,000
Progress
Quantity
2
Bid Type
Two Packet Bid
National Institute Of Technology Raipur invites bids for an FPGA Development and Evaluation Board under the Department of Higher Education. The scope includes supply, installation, testing, commissioning, and operator training, with a bid security of ₹27,000. Delivery is to be executed at the NIT Raipur campus, Ge Road, Raipur, CG, 492010. The contract allows a +/-25% quantity variation at the contracted rates, with delivery timelines calculated on a proportionate basis and a minimum of 30 days. Bidders must provide OEM authorization and ensure after-sales service in India for imported items. A data sheet upload is mandatory and any mismatch may lead to bid rejection. The scope explicitly covers installation by OEM-certified personnel and statutory clearances if any.
FPGA development and evaluation board with APU and GPU processors
Main memory specifications as per BOQ (not disclosed)
Programmable logic capacity: number of logic cells, DSP SLICE count, MMCM count
Warranty details to be provided by bidder; ensure post-sales support
Imported products require Indian OEM presence for after-sales service
EMD amount: ₹27,000; GST to be paid per applicable rates
Quantity variation: ±25% during contract at contracted rates
Delivery: commence from last date of original DO; minimum 30 days extra time
Data Sheet: mandatory upload; parameter mismatch may lead to rejection
OEM authorization: required for distributors; must include full contact details
Scope includes supply, installation, testing, commissioning, training
GST payable per actual rates; bidder to determine applicability; no responsibility on GST rates by buyer
Delivery starts after original DO; optional quantity variation extended delivery time based on formula
Not explicitly stated; ensure compliance with delivery and commissioning timelines per contract
Demonstrated experience in FPGA development board deployments
Proof of OEM authorization or OEM-certified installation capability
Financial stability evidenced by recent financial statements
Centre For Development Of Advanced Computing (c-dac)
BANGALORE, KARNATAKA
Indian Institute Of Technology (iit)
WEST DELHI, DELHI
Directorate Of Technical Education
BHAVNAGAR, GUJARAT
N/a
Indian Institute Of Technology (iit)
Tender Results
Loading results...
| Category | Specification | Requirement |
|---|---|---|
| Processor | APU | Dual A9 |
| Processor | GPU | Yes |
| Processor | Main Memory | DDR3, 512MB, 1066 MT/s, soldered |
| Programmable Logic | # of logic cells | 85K |
| Programmable Logic | # of DSP SLICE | 220 |
| Programmable Logic | # of MMCM | 12 |
| Additional Parameters | Additional Info | Manufacturers Authorization Letter, Manufacturers University Program Authorization Letter |
| Warranty/Service | Warranty | 1.0 Or higher |
Discover companies most likely to bid on this tender
GST registration certificate
PAN card
OEM authorization / manufacturer certificate
Data Sheet of offered FPGA board
Experience certificates for similar FPGA development board deployments
Financial statements demonstrating bidder stability
Declaration of GST applicability and rates
Installation/Commissioning plan and training plan from OEM-certified personnel
Bidders must submit GST, PAN, data sheet, and OEM authorization. Provide installation and commissioning plan from an OEM-certified resource; ensure in-country after-sales support for imported items. The contract allows ±25% quantity variation and requires delivery to NIT Raipur, CG, with a minimum 30-day extension if needed.
Submit GST registration, PAN, OEM authorization, data sheet, experience certificates for similar FPGA deployments, and financial statements. Include installation/commissioning plan and training plan from an OEM-certified resource. Ensure data sheet matches technical parameters; mismatch may lead to rejection.
Board must include APU, GPU, and Main Memory specifications; provide # of logic cells, # of DSP SLICE, and # of MMCM. Data sheet must reflect offered parameters; ensure warranty terms and post-sales support from OEM or authorized reseller.
The bid security amount is ₹27,000. Bidder should ensure payment of EMD as per tender terms and maintain validity through bid evaluation. GST implications are bidder’s responsibility; purchase will reimburse GST per applicable rates.
Delivery shall commence from the last date of the original delivery order. If the option clause is exercised for additional quantity, the extended delivery time is calculated as (Additional quantity / Original quantity) × Original delivery period, with a minimum 30 days.
Bid must include OEM authorization or OEM-certified service details. Imported products require an Indian office for after-sales support. The installation, testing, commissioning, and training must be performed by OEM-certified personnel or OEM-authorized resellers.
Bidder must specify warranty terms; penalties or liquidated damages are not explicitly defined in the ATC. Ensure timely delivery, installation, and commissioning. Include a clear warranty/AMC framework and response times for service visits within India.
Scope includes supply, installation, testing, commissioning, operator training, and providing any required statutory clearances. Bid price must cover all cost components; ensure data sheet alignment and on-site commissioning by OEM-certified staff at NIT Raipur.
Indian Space Research Organization
📍 UDAIPUR, RAJASTHAN
Directorate Of Purchase And Stores
Indian Institute Of Technology (iit)
📍 CHENNAI, TAMIL NADU
Directorate Of Employment & Training
📍 NAVSARI, GUJARAT
Government Engineering College Modasa Gandhinagar
Access all tender documents at no cost
Main Document
CATALOG Specification
GEM_GENERAL_TERMS_AND_CONDITIONS
Main Document
CATALOG Specification
GEM_GENERAL_TERMS_AND_CONDITIONS