TenderDekho Logo
GEM

Government Tender Published for FPGA Development and Evaluation Board

Bid Publish Date

11-Nov-2024, 10:37 am

Bid End Date

25-Nov-2024, 3:00 pm

Generate Docs

Progress

Issue11-Nov-2024, 10:37 am
Corrigendum26-Dec-2024
AwardPending
Explore all 4 tabs to view complete tender details

Quantity

1

Bid Type

Two Packet Bid

Categories 1

Research & Development Centre (materials Department) invites bids for FPGA Development and Evaluation Board (Q3). Quantity: 1. Submission Deadline: 25-11-2024 15: 00: 00. Submit your proposal before the deadline.

Additional Tender Data

Commercial Details

Tender Category

Goods

Bid To RA

No

Bid To RA Enabled

No

Item Category

FPGA Development and Evaluation Board (Q3)

Authority Records

MINISTRY OF PETROLEUM AND NATURAL GASINDIAN OIL CORPORATION LIMITEDRESEARCH AND DEVELOPMENT CENTRE

BID & GeM Expert Consultancy

End-to-end support — bid preparation, GeM registration, document filing & compliance by industry experts.

Bid Preparation GeM Registration Document Filing

Free consultation · 24h response

Documents 4

GeM-Bidding-7100721.pdf

Main Document

GeM Category Specification

GEM_CATEGORY_SPECIFICATION

Other Documents

OTHER

GEM General Terms and Conditions Document

GEM_GENERAL_TERMS_AND_CONDITIONS

Past Similar Tenders (Historical Results)

5 found

FPGA Development and Evaluation Board

Directorate Of Purchase And Stores

MUMBAI, MAHARASHTRA

Posted: 18 July 2025
Closed: 2 August 2025
GEM

FPGA Development and Evaluation Board

Centre For Development Of Advanced Computing (c-dac)

THIRUVANANTHAPURAM, KERALA

Posted: 27 March 2025
Closed: 7 April 2025
GEM

FPGA Development and Evaluation Board

Indian Space Research Organization

AHMEDABAD, GUJARAT

Posted: 22 August 2025
Closed: 12 September 2025
GEM

FPGA Development and Evaluation Board

Society For Applied Microwave Electronic Engineering And Research (sameer)

CHENNAI, TAMIL NADU

Posted: 25 August 2025
Closed: 4 September 2025
GEM

FPGA Development and Evaluation Board

Directorate Of Purchase And Stores

MUMBAI, MAHARASHTRA

Posted: 6 November 2025
Closed: 21 November 2025
GEM

🤖 AI-Powered Bidder Prediction

Discover companies most likely to bid on this tender

Live AI
Historical Data

Required Documents

1

Certificate (Requested in ATC)

2

OEM Authorization Certificate

3

Additional Doc 1 (Requested in ATC)

4

Additional Doc 2 (Requested in ATC)

5

Additional Doc 3 (Requested in ATC) *In case any bidder is seeking exemption from Experience / Turnover Criteria

6

the supporting documents to prove his eligibility for exemption must be uploaded for evaluation by the buyer

Corrigendum Updates

3 Updates
#1

Update

26-Dec-2024

Extended Deadline

31-Dec-2024, 3:00 pm

Opening Date

31-Dec-2024, 3:30 pm

#2

Update

12-Dec-2024

Extended Deadline

18-Dec-2024, 3:00 pm

Opening Date

18-Dec-2024, 3:30 pm

#3

Update

25-Nov-2024

Extended Deadline

06-Dec-2024, 3:00 pm

Opening Date

06-Dec-2024, 3:30 pm

Frequently Asked Questions

What are the eligibility requirements for this FPGA tender?

The eligibility requirements include registration as a legal entity, submission of required documents, and compliance with specified technical standards. Bidders seeking an exemption from experience or turnover criteria must provide adequate documentation to validate their qualifications.

What certificates are required to submit a bid?

Bidders must provide an OEM Authorization Certificate, and any other documents as specified in the ATC. These certificates affirm that the products meet the required technical and quality standards demanded by the buyer.

How do I register for participating in the tender bid?

To register, interested parties must create an account on the tender portal, complete the necessary registration forms, and upload institutional documents. Following registration, they can access tender documents and submit bids compliant with outlined guidelines.

What formats are accepted for document submission?

Documents must be submitted in an electronic format as specified in the tender instructions. Typically, formats such as PDF and DOC files are preferred to maintain document integrity during evaluation.

Can you outline the technical specifications expected for the FPGA Development and Evaluation Board?

The technical specifications are detailed in the main tender document. They encompass functionalities such as processing capacity, memory requirements, and compatible interfaces for seamless integration with existing systems.

What are the quality standards expected for the FPGA board?

Bidders must ensure that the FPGA board meets industry-standard quality benchmarks as outlined in the tender document to ensure reliability, scalability, and compatibility with specified applications.

Are there compliance requirements for the products offered?

Yes, all bids must comply with the defined compliance requirements, which include adherence to local and national standards concerning electronic equipment manufacturing and safety regulations.

What are the Earnest Money Deposit (EMD) details for this tender?

Relevant Earnest Money Deposit (EMD) information is explicitly stated in the tender documents. Bidders should include this deposit when submitting their bid to demonstrate commitment and serious intent to fulfill the contract terms.

Are there performance security requirements set for this tender?

Yes, performance security is required and will be detailed in the successful bidder's contract. This is typically a percentage of the contract value and serves to ensure contract completion as specified.

What are the payment terms for the awarded contract?

Payment terms will be outlined in the tender document and will typically include milestones or deliverables that must be met before payments are processed.

How will the price evaluation be conducted?

The price evaluation will be performed based on the total value presented in the proposals. Bidders are advised to ensure that their pricing is competitive while meeting all technical specifications required by the tender.

What submission methods are allowed for the bid?

Bids must be submitted via the designated electronic portal as specified in the tender documentation. Alternative submission methods may not be accepted.

What key timelines should bidders be aware of for this tender?

Bidders should ensure they regularly check the tender documentation for any specified timelines related to bid submission, evaluation, and award notifications.

How will bidders be notified of the results post-evaluation?

Results will be communicated via the contact details provided during the tender application process. All bidders should ensure their contact information is accurate to receive timely updates.

Are there benefits for Micro, Small, and Medium Enterprises (MSEs) in this tender?

Yes, the tender has provisions that support MSEs, enabling greater participation by providing certain exemptions and relaxations in eligibility criteria.

What provisions exist for startups participating in this tender?

Startups may benefit from specific exemptions related to experience and turnover requirements, aiming to encourage innovation and facilitate entry into competitive bidding scenarios.

Does this tender comply with 'Make in India' policies?

Yes, the tender aligns with the 'Make in India' initiative, promoting the procurement of domestically manufactured products and supporting local industries through its tender processes.

What local content and procurement rules should bidders comply with?

Bidders are expected to adhere to the local content procurement rules as specified in the tender, which encourage the use of products manufactured within the country. Compliance certification may be required during the submission process.

Similar Tenders

5 found
Urgent

FPGA Development and Evaluation Board

Directorate Of Purchase And Stores

📍 MUMBAI, MAHARASHTRA

⏰ Deadline: 3 days left
🛒 Type: Goods
View GEM
Urgent

FPGA Development and Evaluation Board

Indian Institute Of Technology (iit)

⏰ Deadline: 6 days left
🛒 Type: Goods
View GEM
Urgent

FPGA Development and Evaluation Board

N/a

📍 CHITTOOR, ANDHRA PRADESH

⏰ Deadline: 6 days left
🛒 Type: Goods
View GEM

FPGA Development and Evaluation Board

Indian Space Research Organization

📍 BANGALORE, KARNATAKA

⏰ Deadline: 2 weeks left
🛒 Type: Goods
View GEM

FPGA Development and Evaluation Board

Indian Space Research Organization

📍 BANGALORE, KARNATAKA

⏰ Deadline: 3 weeks left
🛒 Type: Goods
View GEM

Explore More Opportunities

Quick Access