GEM

NIELIT Leh FPGA Development & Evaluation Board Tender Jammu & Kashmir 2025 – ISImark/AAA-TRTL Standards, 1 Year Warranty

Bid Publish Date

26-Nov-2025, 4:27 pm

Bid End Date

06-Dec-2025, 5:00 pm

Value

₹4,00,000

Progress

Issue26-Nov-2025, 4:27 pm
AwardPending
Explore all 4 tabs to view complete tender details

Quantity

10

Bid Type

Two Packet Bid

Categories 1

Tender Overview

The National Institute Of Electronics And Information Technology (NIELIT) Leh- Jammu & Kashmir invites bids for an FPGA Development and Evaluation Board under the Department Of Electronics And Information Technology. Estimated value is ₹400,000 with no BOQ items listed. The procurement targets a hardware platform featuring APU processing, main memory, and programmable logic with specific logic cell, DSP SLICE, and MMCM considerations. The location is Leh, Jammu & Kashmir (194101), emphasizing a regional capability for high-altitude deployment. A key differentiator is the requirement for a locally supported service center in Ladakh and a one-year warranty. The tender’s scope is hardware procurement and supplier support, with bidders needing to demonstrate compliance and deployment readiness for the intended research/education context.

Technical Specifications & Requirements

  • Category: ProcessorAPU
  • Category: ProcessorMain Memory
  • Category: Programmable Logic# of logic cells
  • Category: Programmable Logic# of DSP SLICE
  • Category: Programmable Logic# of MMCM
  • Category: Additional ParametersAdditional Info
  • Category: Warranty/ServiceWarranty
  • Delivery terms reference option clause increasing quantity up to 25% at contracted rates; delivery period adjustments governed by original and extended terms; minimum 30 days rule applies.
  • 1-year warranty must be issued on letterhead; compliance with bid must be provided; declaration of physical training at state of consignee on letterhead; bidder must maintain a service center in Ladakh.

Terms, Conditions & Eligibility

  • EMD: Not explicitly specified in the data supplied
  • Option Clause: Purchaser may increase/decrease quantity by up to 25% during and after contract at same rates
  • Delivery: Extended delivery time formula: (Increased quantity ÷ Original quantity) × Original delivery period, minimum 30 days
  • Warranty: 1 year warranty to be provided on bidder letterhead
  • Documentation: Compliance to bid, declaration of physical training, and Ladakh service center readiness
  • Special Clause: Service center in Ladakh is mandatory for post-sales support and maintenance
  • BOQ: No items listed; account for hardware-grade FPGA development board with specified categories
  • Misc: All terms must be acknowledged and complied with by bidders

Key Specifications

  • FPGA development and evaluation board with APU processor capability

  • Main Memory specification required for target FPGA implementation

  • # of logic cells

  • # of DSP SLICE

  • # of MMCM

  • Warranty: 1 year

  • Delivery terms aligned with 25% quantity variation right

  • Service center in Ladakh mandatory for post-sales support

  • Compliance with bid terms and training declarations

Terms & Conditions

  • Quantity may vary up to 25% at contract stage and during currency at same rates

  • Delivery period adjustments follow the extended-period formula with 30-day minimum

  • One-year warranty to be issued on company letterhead; training declaration required

Important Clauses

Delivery & Quantity Variation

Purchaser may adjust quantity by ±25% at contract and during currency, with delivery timing calculated as (Increased quantity ÷ Original quantity) × Original delivery period; minimum 30 days

Warranty

Bidder must provide a 1 year warranty on official letterhead; post-sales support and training declarations required

Service Center Requirement

Bidder must maintain a service center in Ladakh to enable timely maintenance and support

Bidder Eligibility

  • Experience supplying FPGA development boards or equivalent hardware to government or IT departments

  • Demonstrated capability to provide service and training in Ladakh

  • Financial capacity to handle a ₹4,00,000 procurement with warranty commitments

Past Similar Tenders (Historical Results)

5 found

FPGA Development and Evaluation Board

Centre For Development Of Advanced Computing (c-dac)

BANGALORE, KARNATAKA

Posted: 7 February 2025
Closed: 28 February 2025
GEM

FPGA Development and Evaluation Board

Indian Institute Of Technology (iit)

WEST DELHI, DELHI

Posted: 31 January 2025
Closed: 18 February 2025
GEM

FPGA Development and Evaluation Board

Directorate Of Technical Education

BHAVNAGAR, GUJARAT

Posted: 18 January 2025
Closed: 3 February 2025
GEM

FPGA Development and Evaluation Board

N/a

Posted: 16 October 2024
Closed: 27 November 2024
GEM

FPGA Development and Evaluation Board

Indian Institute Of Technology (iit)

Posted: 23 January 2025
Closed: 7 February 2025
GEM

Technical Specifications 1 Item

Item #1 Details

View Catalog
Category Specification Requirement
Processor APU Dual A9, Quad A53, NA, RISC-V RV64GC U54
Processor Main Memory DDR4, 4GB, 2133 MT/s, upgradeable
Programmable Logic # of logic cells 13K, 256K, 85K
Programmable Logic # of DSP SLICE 90
Programmable Logic # of MMCM 4
Additional Parameters Additional Info Manufacturers Authorization Letter, Manufacturers University Program Authorization Letter
Warranty/Service Warranty Any applicable numeric value

🤖 AI-Powered Bidder Prediction

Discover companies most likely to bid on this tender

Live AI
Historical Data

Required Documents

1

GST registration certificate

2

Permanent Account Number (PAN) card

3

Experience certificates for comparable FPGA development board supply

4

Financial statements (latest balance sheet and P&L) demonstrating financial capacity

5

EMD documents (if applicable per procurement terms)

6

Technical bid documentation showing compliance with FPGA board specs

7

OEM authorizations or authorized distributor letters

8

Warranty commitment letter (1-year) on bidder letterhead

9

Declaration of physical training at state of consignee on bidder letterhead

10

Proof of service center presence in Ladakh (address, contact details)

Frequently Asked Questions

Key insights about JAMMU AND KASHMIR tender market

How to bid for FPGA development board tender in Leh

Bidders must submit GST, PAN, experience certificates, financial statements, EMD documents if required, and technical compliance showing FPGA board specifications. Include OEM authorizations and a 1-year warranty letter. Ensure declaration of physical training at the state of consignee and establish Ladakh service center details.

What documents are required for NIELIT Leh FPGA procurement?

Required documents include GST certificate, PAN, experience certificates for similar FPGA hardware, latest financial statements, EMD proof, technical bid demonstrating compliance, OEM authorizations, warranty letter on company letterhead, training declaration, and Ladakh service center proof with address and contact.

What are the technical specifications for the FPGA board in this tender?

Spec includes APU processor category, Main Memory specification, and precise # of logic cells, # of DSP SLICE, and # of MMCM counts. Warranty is 1 year; delivery terms allow ±25% quantity variation at contracted rates; no BOQ items listed.

What is the delivery timeline and quantity variation policy?

Delivery must align with the original delivery period, with potential extension per the option clause. If quantity increases, the extended period is calculated as (Increased quantity ÷ Original quantity) × Original delivery period, with a minimum of 30 days; quantity variation allowed up to 25%.

What is the warranty requirement for bidders in this FPGA tender?

Bidders must provide a 1 year warranty on official letterhead, covering hardware integrity and support. A declaration of training at the state of consignee is also required to accompany warranty documentation.

Is a Ladakh service center mandatory for this procurement?

Yes. The tender requires that the bidder maintains a service center in Ladakh to ensure timely post-sale maintenance and support, with address and contact details supplied in the bid submission.

What standards or certifications are sought for the FPGA board?

The tender emphasizes standard-compliant procurement with explicit reference to FPGA hardware categories and AISCs (if applicable). Ensure ISI/AAA/TRTL or equivalent certifications are mentioned in the technical bid along with OEM authorization.

How should training declarations be furnished for this bid?

Submit a formal training declaration on company letterhead stating alignment with state of consignee training requirements. Include trainer details, scope, dates, and confirmation of on-site or remote delivery as per bid terms.

Similar Tenders

5 found

Directorate Of Purchase And Stores FPGA Development and Evaluation Board Tender Kolkata 2025 EK-U1-KCU105-G

Directorate Of Purchase And Stores

⏰ Deadline: 2 weeks left
🛒 Type: Goods
View GEM
Urgent

FPGA Development Board

Indian Institute Of Technology (iit)

📍 CHENNAI, TAMIL NADU

EMD: ₹3.6 L
⏰ Deadline: 7 days left
🛒 Type: Goods
View GEM

Chess Board

Directorate Of Employment & Training

📍 NAVSARI, GUJARAT

⏰ Deadline: 2 weeks left
🛒 Type: Goods
View GEM
Urgent

DIGITAL SIGNAL PROCESSING BOARD

Government Engineering College Modasa Gandhinagar

⏰ Deadline: 3 days left
🛒 Type: Goods
View GEM
Urgent

National Institute of Technology Tiruchirappalli Digital Signal Processing Board Tender Tamil Nadu 2025

National Institute Of Technology (nit)

📍 TIRUCHIRAPPALLI, TAMIL NADU

⏰ Deadline: 4 days left
🛒 Type: Goods
View GEM