FPGA Development and Evaluation Board
Centre For Development Of Advanced Computing (c-dac)
BANGALORE, KARNATAKA
Progress
Quantity
3
Bid Type
Two Packet Bid
Office Of Dg (mss) announces a tender for FPGA Development and Evaluation Board (Q3) in HYDERABAD, TELANGANA. Quantity: 3. Submission Deadline: 04-12-2025 13: 00: 00. Last date to apply is approaching fast!
Centre For Development Of Advanced Computing (c-dac)
BANGALORE, KARNATAKA
Indian Institute Of Technology (iit)
WEST DELHI, DELHI
Directorate Of Technical Education
BHAVNAGAR, GUJARAT
N/a
Indian Institute Of Technology (iit)
Tender Results
Loading results...
Discover companies most likely to bid on this tender
Certificate (Requested in ATC)
OEM Authorization Certificate *In case any bidder is seeking exemption from Experience / Turnover Criteria
the supporting documents to prove his eligibility for exemption must be uploaded for evaluation by the buyer
National Institute Of Technology (nit)
Directorate Of Purchase And Stores
Indian Institute Of Technology (iit)
📍 CHENNAI, TAMIL NADU
Directorate Of Employment & Training
📍 NAVSARI, GUJARAT
Government Engineering College Modasa Gandhinagar
Access all tender documents at no cost
Main Document
ATC
GEM_GENERAL_TERMS_AND_CONDITIONS
Main Document
ATC
GEM_GENERAL_TERMS_AND_CONDITIONS